

ABSTRACT

A programmable processor and method for improving the performance of processors by incorporating an execution unit operable to decode and execute single instructions specifying
5 both a shift amount and a register containing a plurality of data elements, wherein the execution unit is operable to shift a subfield of each of the plurality of data elements by the shift amount to produce a second plurality of data elements; and provide the second plurality of data elements as a catenated result.